

RTLCheck: Verifying the Memory Consistency of RTL Designs

**Yatin A. Manerkar, Daniel Lustig*,
Margaret Martonosi, and Michael Pellauer***

Princeton University

*NVIDIA

MICRO-50



<http://check.cs.princeton.edu/>

Memory Consistency Models (MCMs) are Complex

Core 0	Core 1
Data = 100;	While (Flag != 1) {}
Flag = 1;	int r1 = Data;
(All locations initially have a value of 0)	

- MCMs specify ordering requirements of memory operations in parallel programs
 - Essential to correct parallel systems
- Difficult to specify and verify!



Memory Consistency Models (MCMs) are Complex

Core 0	Core 1
<code>Data = 100;</code>	<code>While (Flag != 1) {}</code>
<code>Flag = 1;</code>	<code>int r1 = Data;</code>
(All locations initially have a value of 0)	

- MCMs specify ordering requirements of memory operations in parallel programs
 - Essential to correct parallel systems
- Difficult to specify and verify!



Memory Consistency Models (MCMs) are Complex


Core 0	Core 1
Flag = 1;	While (Flag != 1) {}
Data = 100;	int r1 = Data;
(All locations initially have a value of 0)	

- MCMs specify ordering requirements of memory operations in parallel programs
 - Essential to correct parallel systems
- Difficult to specify and verify!




How to Verify Hardware MCM Behaviour?

- Hardware enforces consistency model using smaller localized orderings
 - In-order fetch/WB
 - Coherence protocol orderings
 - ...and many more




How to Verify Hardware MCM Behaviour?

- Hardware enforces consistency model using smaller localized orderings
 - In-order fetch/WB
 - Coherence protocol orderings
 - ...and many more



How to Verify Hardware MCM Behaviour?

- Hardware enforces consistency model using smaller localized orderings
 - In-order fetch/WB
 - Coherence protocol orderings
 - ...and many more



FIFO store buffers help ensure Total Store Order (TSO)



How to Verify Hardware MCM Behaviour?

- Hardware enforces consistency model using smaller localized orderings
 - In-order fetch/WB

Do individual orderings correctly work together to satisfy consistency model?



Our Prior Work: Microarchitectural Consistency Verification

Microarchitecture in μspec DSL

Axiom "StoreBuffer_is_in_order":

```
... EdgeExists ((i1, SB_Enter), (i2, SB_Enter))  
    => AddEdge ((i1, SB_Exit), (i2, SB_Exit)).
```

Axiom "PO_Fetch":

```
... SameCore i1 i2 /\ ProgramOrder i1 i2 =>  
    AddEdge ((i1, Fetch), (i2, Fetch)).
```



Litmus Test

Core 0	Core 1
(i1) [x] \leftarrow 1	(i3) r1 \leftarrow [y]
(i2) [y] \leftarrow 1	(i4) r2 \leftarrow [x]
Under SC: Forbid r1=1, r2=0	



Our Prior Work: Microarchitectural Consistency Verification

Microarchitecture in μ spec DSL

Axiom "StoreBuffer_is_in_order":

```
... EdgeExists ((i1, SB_Enter), (i2, SB_Enter))  
    => AddEdge ((i1, SB_Exit), (i2, SB_Exit)).
```

Axiom "PO_Fetch":

```
... SameCore i1 i2 /\ ProgramOrder i1 i2 =>  
    AddEdge ((i1, Fetch), (i2, Fetch)).
```

Each **axiom** specifies an ordering
that μ arch should respect

Core 0	Core 1
(i1) [x] \leftarrow 1	(i3) r1 \leftarrow [y]
(i2) [y] \leftarrow 1	(i4) r2 \leftarrow [x]
Under SC: Forbid r1=1, r2=0	



Our Prior Work: Microarchitectural Consistency Verification

Microarchitecture in μspec DSL

Axiom "StoreBuffer_is_in_order":

```
... EdgeExists ((i1, SB_Enter), (i2, SB_Enter))  
    => AddEdge ((i1, SB_Exit), (i2, SB_Exit)).
```

Axiom "PO_Fetch":

```
... SameCore i1 i2 /\ ProgramOrder i1 i2 =>  
    AddEdge ((i1, Fetch), (i2, Fetch)).
```



Litmus Test

Core 0	Core 1
(i1) [x] \leftarrow 1	(i3) r1 \leftarrow [y]
(i2) [y] \leftarrow 1	(i4) r2 \leftarrow [x]
Under SC: Forbid r1=1, r2=0	



Our Prior Work: Microarchitectural Consistency Verification

Microarchitecture in μspec DSL

Axiom "StoreBuffer_is_in_order":

```
... EdgeExists ((i1, SB_Enter), (i2, SB_Enter))  
    => AddEdge ((i1, SB_Exit), (i2, SB_Exit)).
```


Axiom "PO_Fetch":

```
... SameCore i1 i2 /\ ProgramOrder i1 i2 =>  
    AddEdge ((i1, Fetch), (i2, Fetch)).
```



Litmus Test

Core 0	Core 1
(i1) [x] \leftarrow 1	(i3) r1 \leftarrow [y]
(i2) [y] \leftarrow 1	(i4) r2 \leftarrow [x]
Under SC: Forbid r1=1, r2=0	



Microarchitectural happens-before (μhb) graphs



Our Prior Work: Microarchitectural Consistency Verification

[<http://check.cs.princeton.edu>]

Microarchitecture in μspec DSL

Axiom "StoreBuffer_is_in_order":

```
... EdgeExists ((i1, SB_Enter), (i2, SB_Enter))  
    => AddEdge ((i1, SB_Exit), (i2, SB_Exit)).
```

Axiom "PO_Fetch":


```
... SameCore i1 i2 /\ ProgramOrder i1 i2 =>  
    AddEdge ((i1, Fetch), (i2, Fetch)).
```



Litmus Test

Core 0	Core 1
(i1) [x] ← 1	(i3) r1 ← [y]

Microarch. verification checks that
combination of axioms satisfies MCM



architectural happens-before (μhb) graphs




Our Prior Work: Microarchitectural Consistency Verification

[<http://check.cs.princeton.edu>]

Microarchitecture in μ spec DSL

```
Axiom "StoreBuffer_is_in_order":  
... EdgeExists ((i1, SB_Enter), (i2, SB_Enter))  
    => AddEdge ((i1, SB_Exit), (i2, SB_Exit)).
```



Higher-level verif. requires maintaining ordering axioms

Does RTL maintain microarchitectural orderings?

Core 0	Core 1
(i1) [x] ← 1	(i3) r1 ← [y]



Microarch. verification checks that
combination of axioms satisfies MCM

architectural happens-before (μ hb) graphs



RTL Verification is Maturing...

- ...but usually ignores memory consistency!
- Often use SystemVerilog Assertions (SVA)



RTL Verification is Maturing...

- ...but usually ignores memory consistency!
- Often use SystemVerilog Assertions (SVA)

ISA-Formal [Reid et al. CAV 2016]

-Instr. Operational Semantics

No MCM verification!



RTL Verification is Maturing...

- ...but usually ignores memory consistency!
- Often use SystemVerilog Assertions (SVA)

ISA-Formal [Reid et al. CAV 2016]

-Instr. Operational Semantics

No MCM verification!

DOGReL [Stewart et al. DIFTS 2014]

-Memory subsystem transactions

No multicore MCM verification!



RTL Verification is Maturing...

- ...but usually ignores memory consistency!
- Often use SystemVerilog Assertions (SVA)

ISA-Formal [Reid et al. CAV 2016]

-Instr. Operational Semantics

No MCM verification!

DOGReL [Stewart et al. DIFTS 2014]

-Memory subsystem transactions

No multicore MCM verification!

Kami

[Vijayaraghavan et al. CAV 2015] [Choi et al. ICFP 2017]

-MCM correctness for all programs, but...

Needs Bluespec design and manual proofs!



RTL Verification is Maturing...

- ...but usually ignores memory consistency!
- Often use SystemVerilog Assertions (SVA)

**Lack of automated memory
consistency verification at RTL!**


[Vijayaraghavan et al. CAV 2015] [Choi et al. ICFP 2017]

-MCM correctness for all programs, but...


Needs Bluespec design and manual proofs!




RTLCheck: Verifying Consistency Orderings at RTL




RTLCheck: Verifying Consistency Orderings at RTL



RTLCheck: Verifying Consistency Orderings at RTL



RTLCheck: Verifying Consistency Orderings at RTL



Meaning can be Lost in Translation!

小心地滑



Meaning can be Lost in Translation!

小心地滑

(Caution: Slippery Floor)



Meaning can be Lost in Translation!

小心地滑

(Caution: Slippery Floor)




[Image: Barbara Younger]

[Inspiration: Tae Jun Ham]




RTLCheck: Verifying Consistency at RTL

**Axiomatic
Microarch.
Verification**




RTLCheck: Verifying Consistency at RTL

**Axiomatic
Microarch.
Verification**




**Temporal
RTL Verification
(SVA, etc)**




RTLCheck: Verifying Consistency at RTL

**Axiomatic
Microarch.
Verification**




**Abstract nodes
and happens-
before edges**

**Temporal
RTL Verification
(SVA, etc)**




RTLCheck: Verifying Consistency at RTL

**Axiomatic
Microarch.
Verification**



**Abstract
nodes
and happens-
before edges**

**Temporal
RTL Verification
(SVA, etc)**




**Concrete
signals and
clock cycles**



RTLCheck: Verifying Consistency at RTL


**Axiomatic
Microarch.
Verification**



**Abstract nodes
and happens-
before edges**

Axiomatic/Temporal Mismatch!

**Temporal
RTL Verification
(SVA, etc)**



**Concrete
signals and
clock cycles**



Instances of the Axiomatic/Temporal Mismatch

- Outcome Filtering: enforcing particular outcome for litmus test
 - **Discussed next**
- Mapping Individual Happens-Before Edges (**detailed in paper**)
- Filtering Match Attempts (**detailed in paper**)



Outcome Filtering in Axiomatic Verification

- Axiomatic models make outcome filtering **easy and efficient**

mp (Message Passing)

Core 0	Core 1
(i1) $x = 1;$	(i3) $r1 = y;$
(i2) $y = 1;$	(i4) $r2 = x;$



Outcome Filtering in Axiomatic Verification

- Axiomatic models make outcome filtering **easy and efficient**

mp (Message Passing)

Core 0	Core 1
(i1) $x = 1;$	(i3) $r1 = y;$
(i2) $y = 1;$	(i4) $r2 = x;$

Outcome: $r1 = 1, r2 = 1$

Execution examined as a whole,
so outcome can be enforced!



Outcome Filtering in Axiomatic Verification

- Axiomatic models make outcome filtering **easy and efficient**

mp (Message Passing)

Core 0	Core 1
(i1) $x = 1;$	(i3) $r1 = y;$
(i2) $y = 1;$	(i4) $r2 = x;$

Outcome: $r1 = 1, r2 = 1$

Execution examined as a whole,
so outcome can be enforced!



Outcome Filtering in Axiomatic Verification

- Axiomatic models make outcome filtering easy and efficient

mp (Message Passing)

Core 0	Core 1
(i1) $x = 1;$	(i3) $r1 = y;$
(i2) $y = 1;$	(i4) $r2 = x;$

Outcome: $r1 = 1, r2 = 1$

Execution examined as a whole,
so outcome can be enforced!



Outcome Filtering in Temporal Verification

- Filtering executions by outcome requires expensive global analysis
 - Not done by many SVA verifiers, including JasperGold!

mp

Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
Is r1 = 1, r2 = 0 possible?	




Outcome Filtering in Temporal Verification

- Filtering executions by outcome requires expensive global analysis
 - Not done by many SVA verifiers, including JasperGold!

mp

Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
Is r1 = 1, r2 = 0 possible?	




Outcome Filtering in Temporal Verification

- Filtering executions by outcome requires expensive global analysis
 - Not done by many SVA verifiers, including JasperGold!

mp

Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
Is r1 = 1, r2 = 0 possible?	




Outcome Filtering in Temporal Verification

- Filtering executions by outcome requires expensive global analysis
 - Not done by many SVA verifiers, including JasperGold!


mp

Core 0	Core 1
(i1) $x = 1$;	(i3) $r1 = y$;
(i2) $y = 1$;	(i4) $r2 = x$;
Is $r1 = 1, r2 = 0$ possible?	



Outcome Filtering in Temporal Verification


- Filtering executions by outcome requires expensive global analysis
 - Not done by many SVA verifiers, including JasperGold!



Outcome Filtering in Temporal Verification

- Filtering executions by outcome requires expensive global analysis
 - Not done by many SVA verifiers, including JasperGold!

SVA Verifier Approximation: Only check if constraints hold **up to current step**
Makes Outcome Filtering impossible!



μspec Verification Uses Outcome Filtering

mp

Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
SC Forbids: r1 = 1, r2 = 0	

Axiom "*Read_Values*":

Every load either reads **BeforeAllWrites** OR reads **FromLatestWrite**



μ spec Verification Uses Outcome Filtering

mp

Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
SC Forbids: r1 = 1, r2 = 0	

Axiom "*Read_Values*":

Every load either reads **BeforeAllWrites** OR reads **FromLatestWrite**



μ spec Verification Uses Outcome Filtering

mp

Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
SC Forbids: r1 = 1, r2 = 0	

Axiom "*Read_Values*":

Every load either reads **BeforeAllWrites** OR reads **FromLatestWrite**

**No write for load
to read from!**

Note: Axioms abstracted for brevity



μ spec Verification Uses Outcome Filtering

mp

Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
SC Forbids: r1 = 1, r2 = 0	

Axiom "*Read_Values*":

~~Every~~ load ~~either~~ reads **BeforeAllWrites** ~~OR reads~~ ~~FromLatestWrite~~

Outcome Filtering leads to simpler axioms!



Temporal Outcome Filtering Fails!

BeforeAllWrites:

Unless **Load returns non-zero value**,

Load happens before all stores to its address

mp


Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
SC Forbids: r1 = 1, r2 = 0	



Temporal Outcome Filtering Fails!

BeforeAllWrites:

Unless **Load returns non-zero value**,
Load happens before all stores to its address



mp


Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
SC Forbids: r1 = 1, r2 = 0	

After 3 cycles:

Temporal Outcome Filtering Fails!

BeforeAllWrites:

Unless **Load returns non-zero value**,
Load happens before all stores to its address



mp	
Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
SC Forbids: r1 = 1, r2 = 0	

After 3 cycles:
Store happens before load!
Property Violated?




Temporal Outcome Filtering Fails!

BeforeAllWrites:

Unless **Load returns non-zero value**,
Load happens before all stores to its address

mp

Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
SC Forbids: r1 = 1, r2 = 0	



After 3 cycles:
Store happens before load!
Property Violated?

After 6 cycles:
Load does not read 0
No Violation!


Temporal Outcome Filtering Fails!

BeforeAllWrites:

Unless **Load returns non-zero value**,
Load happens before all stores to its address

mp

Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
SC Forbids: r1 = 1, r2 = 0	



After 3 cycles:
Store happens before load!
Property Violated?

After 6 cycles:
Load does not read 0
No Violation!
But verifiers don't check future cycles!


Note: Axioms/properties abstracted for brevity



Temporal Outcome Filtering Fails!

BeforeAllWrites:

Unless **Load returns non-zero value**,
Load happens before all stores to its address



Counterexample flagged despite hardware doing **nothing wrong!**

mp

Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
SC Forbids: r1 = 1, r2 = 0	

After 3 cycles:

Store happens before load!
Property Violated?

After 6 cycles:

Load does not read 0
No Violation!
But verifiers don't check future cycles!

Note: Axioms/properties abstracted for brevity

Solution: Load Value Constraints

- Don't simplify axioms; translate all cases
- Tag each case with appropriate **load value constraints**
 - reflect the data constraints required for edge(s)

mp

Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
SC Forbids: r1 = 1, r2 = 0	

Axiom "*Read_Values*":

Every load either reads **BeforeAllWrites** OR reads **FromLatestWrite**

Property to check:

mapNode(Ld x → St x, Ld x == 0) or mapNode(St x → Ld x, Ld x == 1);



Solution: Load Value Constraints

- Don't simplify axioms; translate all cases
- Tag each case with appropriate **load value constraints**
 - reflect the data constraints required for edge(s)

mp

Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
SC Forbids: r1 = 1, r2 = 0	

Axiom "*Read_Values*":

Every load either reads **BeforeAllWrites** OR reads **FromLatestWrite**

Property to check:

mapNode **Ld x → St x, Ld x == 0**) or mapNode(**St x → Ld x, Ld x == 1**);



Solution: Load Value Constraints

- Don't simplify axioms; translate all cases
- Tag each case with appropriate **load value constraints**
 - reflect the data constraints required for edge(s)

mp

Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
SC Forbids: r1 = 1, r2 = 0	

Axiom "*Read_Values*":

Every load either reads **BeforeAllWrites** OR reads **FromLatestWrite**

Property to check:

mapNode(Ld x → St x, Ld x == 0) or mapNode(St x → Ld x, Ld x == 1);



Solution: Load Value Constraints

- Don't simplify axioms; translate all cases
- Tag each case with appropriate **load value constraints**
 - reflect the data constraints required for edge(s)

mp

Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
SC Forbids: r1 = 1, r2 = 0	

Axiom "*Read_Values*":


Every load either reads **BeforeAllWrites** **OR** reads **FromLatestWrite**

Property to check:


mapNode(Ld x → St x, Ld x == 0) **or** mapNode(St x → Ld x, Ld x == 1);




Multi-V-scale: a Multicore Case Study



Multi-V-scale: a Multicore Case Study



Multi-V-scale: a Multicore Case Study




Arbiter enforces that only **one core** can access memory at any time




Bug Discovered in V-scale

- V-scale memory internally writes stores to `wdata` register
- `wdata` pushed to memory when subsequent store occurs
- Akin to single-entry store buffer
- **When two stores are sent to memory in successive cycles, first of two stores is dropped by memory!**
- Fixed bug by eliminating `wdata`
- V-scale has since been deprecated by RISC-V Foundation




Bug Discovered in V-scale

- V-scale memory internally writes stores to `wdata` register
- `wdata` pushed to memory when subsequent store occurs
- Akin to single-entry store buffer
- **When two stores are sent to memory in successive cycles, first of two stores is dropped by memory!**
- Fixed bug by eliminating `wdata`
- V-scale has since been deprecated by RISC-V Foundation




Bug Discovered in V-scale

- V-scale memory internally writes stores to `wdata` register
- `wdata` pushed to memory when subsequent store occurs
- Akin to single-entry store buffer
- **When two stores are sent to memory in successive cycles, first of two stores is dropped by memory!**
- Fixed bug by eliminating `wdata`
- V-scale has since been deprecated by RISC-V Foundation




Results: Time to Verification

- Two configurations (Hybrid and Full_Proof), avg. runtime 6.2 hrs
 - See paper for configuration details



Results: Time to Verification

- Two configurations (Hybrid and Full_Proof), avg. runtime 6.2 hrs
 - See paper for configuration details



Verified very quickly through covering traces (details in paper)



Results: Time to Verification

- Two configurations (Hybrid and Full_Proof), avg. runtime 6.2 hrs
 - See paper for configuration details




Max runtime 11 hours (if some properties unproven)



Results: Proven Properties


- **Full_Proof** generally better (90%/test) than **Hybrid** (81%/test)
- On average, **Full_Proof** can prove more properties in same time



Results: Proven Properties

- Full_Proof generally better (90%/test) than Hybrid (81%/test)
- On average, Full_Proof can prove more properties in same time


Hybrid better for only a few tests




Hybrid Full_Proof



MCM Verification: The Big Picture




MCM Verification: The Big Picture



Higher-level tools
directly or indirectly
assume correctness
of underlying RTL!



MCM Verification: The Big Picture




Higher-level tools **directly or indirectly** assume correctness of underlying RTL!

[Vijayaraghavan et al. CAV 2015]
[Choi et al. ICFP 2017]

Requires Bluespec design and manual proof



MCM Verification: The Big Picture



Higher-level tools
directly or indirectly
assume correctness
of underlying RTL!

- RTLCheck validates RTL against μ arch, filling μ arch-RTL verification gap!
- Automated MCM verification of arbitrary RTL for suite of litmus tests



Conclusions

- **RTLCheck**: Automated MCM Verification of *arbitrary* RTL against *arbitrary* microarchitectural orderings
 - Translates microarch. axioms into equivalent temporal SVA properties
 - Allows RTL to be validated against μ arch ordering specification
 - Capable of handling arbitrary ISA-level MCMs (SC, TSO, ARM, Power,...)
 - Most of generated properties proven by JasperGold in minutes or hours
- RTLCheck enables **full-stack HLL-to-RTL** MCM verification (with rest of Check suite) across a collection of litmus tests

Code available at

<https://github.com/ymanerka/rtlcheck>



RTLCheck: Verifying the Memory Consistency of RTL Designs

Yatin A. Manerkar, Daniel Lustig*,
Margaret Martonosi, and Michael Pellauer*

Code available at
<https://github.com/ymanerka/rtlcheck>



<http://check.cs.princeton.edu/>