

## MuchiSim: A Simulation Framework for Design Exploration of Multi-Chip Manycore Systems

Marcelo Orenes-Vera, Esin Tureci, Margaret Martonosi and Stojche Nakov {movera, esin.tureci, mrm, sn3332} @princeton.edu

> Getting Started! Open the terminal and go to the path where you want to have the simulator: git clone https://github.com/PrincetonUniversity/muchiSim.git cd muchiSim source setup.sh

If the C++ compiler was detected successfully, then you can run the first basic experiment: exp/run\_app.sh



Installing the Python environment to use our cool visualization tools ③
 python3 -m venv gui/env\_viz
 source gui/env\_viz/bin/activate
 pip install --upgrade pip && pip install PyQt5 matplotlib imageio



#### Tutorial Website

github.com/PrincetonUniversity/MuchiSim



## Acknowledgements

- || PI David Wentzlaff (Princeton) + Co-PIs Margaret Martonosi (Princeton) and Luca Carloni (Columbia University)
- || Funding: DARPA MTO Software-Defined Hardware Program
- || The Full DECADES Team!
  - <u>https://decades.cs.princeton.edu</u>



## Plan for the Day





Language and Compiler Support Lead: Margaret Martonosi

- Enhance data locality
- Optimize spatial mapping of threads
- Enable in-memory computing



- Accelerator rich architecture
- Reconfigurable interconnection network
- Reconfigurable in-memory computing
- Embedded Machine Learning Accelerators



Multi-Tiered Demonstration Strategy

Lead: David Wentzlaff

- DECADES chip prototype
- In-memory Computing Hardware
- Multi-FPGA emulation infrastructure



#### **PRINCETON** UNIVERSITY From Our Original Project Slides: Data Supply = Fundamental Bottleneck in Accelerator-Oriented Systems

Accelerating compute makes data supply bottlenecks look relatively bigger!

|| Key memory/comm bottlenecks lie in supplying specialized accelerators with data

|| Different apps ->
 different data
 supply needs



#### John McCalpin, SC'16 Keynote

#### Latency and Bandwidth:

- Accelerator often lacks general-purpose latency-tolerance mechanisms (e.g., OoO execution, Multithreading)
- Improving Accelerator compute throughput increases memory bandwidth pressure

## **PRINCETON DECADES** Platform Architecture

Computations mapped onto core tiles or available accelerator tiles

Dynamic reconfiguration of Supply-Compute decoupling, power-performance tradeoffs, and interconnect





- Heterogeneity meets coarse reconfigurability
- **Open-Source Tiles, Compiler, Emulators**



## Our Simulator Needs

|| Extreme Parallelism: Thousands or Millions of processing elements

|| Chiplet Ecosystem: Interconnect and Memory system focus

|| Support for applications with sparse and irregular control and dataflow patterns: Graphs, Sparse, etc.

→We created MuchiSim to support this future-looking research.

➔Today's tutorial: Encourage other users as well!







## Hierarchical & Scalable Architectures



- Each **Tile** contains 1+ Processing Units (PUs), a router, and a private local memory (PLM)
  - **TSU**: Manage and schedule tasks
  - **Queues**: Coordinate ordered communication.
- A compute **Chiplet** has X\*Y tiles and may include a memory controller (if attaching DRAM)
- A chip **Package** has a grid of compute chiplets (with or without DRAM attached).
- A compute **Node** is a board with 1+ chip Packages.



## What is changeable in this?

|| Variations on task scheduling via changes to TSU Model

|| Interconnect topology, bandwidth and latency

|| Variations on memory: SRAM-per-tile, scratchpad vs cache, on-package HBM

|| Granularity: number of PUs per tile, tiles per chiplet.

|| Communication Scheme: Routing exposed to software applications; Logical mappings of application data and task invocations to tiles.







# Downloading and Initial Compilation

If you haven't done it yet, open the terminal and go to the path where you want to have the simulator and download it. You have the commands in <a href="https://www.github.com/PrincetonUniversity/muchiSim/blob/main/tutorial/1.COMPILATION.md">www.github.com/PrincetonUniversity/muchiSim/blob/main/tutorial/1.COMPILATION.md</a>

git clone https://github.com/PrincetonUniversity/muchiSim.git cd muchiSim

source setup.sh

If the C++ compiler was detected successfully, then you can run the first basic experiment: exp/run\_app.sh



# Running the Simulator

Parallel Simulator written in C/C++ only using standard libraries, no external dependencies

 $\succ$  A Bash script configures the system to simulate and launches the simulation

**exp/run.sh** [-a app | -b barrier | -c chiplet\_width | -d datasets | -e proxy\_width | -f force\_proxy\_ratio | -g large\_queue | -j write\_thru | -k board\_width | -l express\_link | -m grid\_conf | -n name | -o NOC | -p dry\_run | -q queue\_mode | -r assert\_mode | -s machine\_to\_run | -t max\_threads | -u noc\_conf | -v verbose | -w SRAM size-per-tile | -x num\_phy\_nocs | -y dcache | -z proxy\_routing ]

- Experiment name. Scripts that use the run.sh script to setup experiment-specific configurations, e.g. run\_exp\_granularity.sh (will cover later)
- Max number of **host threads** to run with
- Application (we'll cover later the benchmark and datasets included in the repo)
- Dataset
- Total Grid size, up to 1024x1024 evaluated.
- **Chiplet** width, E.g., 16x16.
- Board width [Default size of Grid]
- **NoC** type, e.g., mesh, torus
- Num Physical **NoCs**
- NoC width configuration, including inter-die direct channels for multi-chiplet systems

+ Many other configurations settable through set\_conf (More later)





# Basic Experiment Configuration

exp/run\_app.sh

```
3 # Check if first argument is provided, otherwise set default APP to SPMV (4)
4 if [ -z "$1" ]; then
5 echo "Default APP is SPMV (4)"
6 app=4
7 else
8 app=$1 # [0: sssp, 1: pagerank, 2: bfs, 3: wcc, 4: spmv, 5: histogram, 6: fft, 7: spmv_alternative, 8: spmm]
9 fi
```

```
th=2 # Number of threads
31
     assert_mode=1 # Enable assertions within the simulator code
32
     verbose=2 # Level 1: print basic stats on each sample, Level 2: print full stats on each iteration, etc.
33
     dry_run=0 # [0: run the simulator, 1: not running the simulator, only print the configuration block in the logs]
34
35
     # Configuration for test_case 0
36
                                                                                                                             I/C
                                                                                       PHY
     if [ $test case -eq 0 ]; then
37
                                                              PU(s)
38
         datasets="Kron16"
                                                                                                    Ctrl.
                                                                                                                           Deal
                                                                 TSU R
         grid_x=16
39
                                                                                                    DRAM
         chiplet_w=$((grid_x))
40
                                                                Queues
         pack_w=$((grid_x))
41
                                                          Private Local
         proxy_w=$((grid_x))
42
                                                            Memory
43
         sram_memory=$((256 * 512)) # 512 KiB
                                                                                       PHY
```

14



# Basic Experiment Configuration

```
52 \vee if [ $datasets = "Kron16" ]; then
         local_run=2 # Run in the foreground (wait for the application result to check it with the reference)
53
54 \vee else
         local_run=1 # Run in the background (not outputting the application functional result)
55
     fi
56
57
     # Dcache type (0: no dcache, only spd, 1: dcache if not fit on spd, 2: always dcache, 3: only prefetching and spatial locatity,
58
     4: spatial locality only, 5: everything is a miss)
     let dcache=1
59
     let noc_type=1
60
     let torus=1
61
62
     params="-n ${name}${proxy_w} -o $torus -t $th -u $noc_type -v $verbose -s $local_run -e $proxy_w -c $chiplet_w -k $pack_w -r
63
     $assert_mode -w $sram_memory -y $dcache -p $dry_run -d $datasets -a $app -m $grid_x"
     echo "Running $params"
64
     exp/run.sh $params
65
```



The simulation logs will be saved in the sim\_logs folder. Particularly, the basic experiment you ran with run\_app.sh creates a log called DATA-Kron16--16-X-16--BA16-A4.log

- This log contains first the logs of the dataset being loaded, Kron16, aka, RMAT-16 (containing 2<sup>16</sup> vertices or non-zero elems)
- Later, it shows information about the manycore configuration (16x16 grid with a single chiplet of 16x16 tiles, 1 PU/tile, etc.

29 Dataset footprint per tile: 32 KiB Inter-Die #links: 512 101 30 Proxys footprint per tile: 0 KiB 102 Inter-Die (Gbits): 16384 Reserved SRAM per tile: 28 KiB 31 103 Inter-Die (Gbits/mm): 450.658 32 104 Bisection BW of Board (Gbits): 4096 33 Ideal SRAM per tile: 60 KiB Border IO #Dies: 4 105 34 reserved\_words\_for\_dataset:24756 106 Border IO Die BW (Gbits): 2048 35 dataset\_words\_per\_tile:8240 107 Off-Board BW Total (Gbits): 8192 108 Off-Board BW Density (Gbits/mm): 124 36 remaining sram words:123782 109 Die side: 9.09 mm min\_dcache\_sram\_words\_required:8240 37 Die border wire density: 450.66 Gbits/mm 110 38 dataset\_words\_per\_tile:8240 111 HBM wire density: 450.66 Gbits/mm 39 min\_pcache\_sram\_words\_required:0 112 40 proxys\_words\_per\_tile:0 113 Tiles per Die: 256 (16x16) 41 Dcache footprint ratio: 1 114 Tile Area: 0.19 mm2, side: 0.44 mm 42 Dataset Cached: 0 115 - Core/Rout Area: 0.05 mm2 43 DCache: 8240 words, lines: 515, sets: 515 116 - SRAM Area: 0.14 mm2 44 Proxys Cached: 0 117 - SRAM/Logic Ratio: 2.80x 45 Pcache: 0 words, sets: 0 118 Node per tile: 256 46 119 Dies per Package: 1 (1x1) Edge per tile: 3734 47 120 Die Area: 82.61 mm2, side: 9.09 mm 48 GRID X: 16 - Tiles Area: 49.86 mm2 121 - PHY Area: 23.74 mm2 49 GRID SIZE: 256 122 - MC Area: 9.00 mm2 123 50 smt\_per\_tile: 1 124 51 noc freg: 1 125 Packages per Board: 1 (1x1) 52 pu\_freq: 1 126 Package Area: 272.61 mm2, side: 16.51 mm RUCHE\_X: 0 53 127 - IOdie Area: 80.00 mm2 54 PROXY W: 16 128 - Dies Area: 82.61 mm2 55 DIE\_W: 16 - HBM Area: 110.00 mm2 129 56 DIE H: 16 130 57 DIES: 1 Boards: 1 (1x1) 131 58 BORDER\_TILES\_PER\_DIE: 64 132 Board Area: 272.61 mm2 59 PACK W: 16 133 Total Area: 272.61 mm2

16



The simulation logs will be saved in the sim\_logs folder. Particularly, the basic experiment you ran with run\_app.sh creates a log called DATA-Kron16--16-X-16--BA16-A4.log

- This log contains first the logs of the dataset being loaded, Kron16, aka, RMAT-16 (containing 2^16 vertices or non-zero elems)
- Later, it shows information about the manycore configuration (16x16 grid with a single chiplet of 16x16 tiles, 1 PU/tile, etc.
- And it's estimated cost

- 137 ESTIMATED COST OF SILICON AND PACKAGING. ONLY VARIABLE, NO FIXED COSTS
- 138Good dies per wafer 3d: 410
- 139 Good dies per wafer 2d: 667
- 140 --Dies 3D Cost: 14.75 \$
- 141 --Dies 2.5D Cost: 9.07 \$
- 142 --Dies 2D Cost: 9.07 \$
- 143 ---HBM Cost: 60.00 \$
- 144 --IOdie Cost: 8.44 \$
- 145 --Packaging Cost 3d: 3.93 \$
- 146 --Packaging Cost 2.5d: 5.80 \$
- 147 --Packaging Cost 2d: 2.63 \$
- 148 SiP Cost 3d: 87.12 \$
- 149 SiP Cost 2.5d: 83.30 \$
- 150 SiP Cost 2d: 20.13 \$
- 151 --Board Cost: 0.27 \$
- 152 Total SiPs Cost 3d: 87.39 \$
- 153 Total SiPs Cost 2.5d: 83.58 \$
- 154 Total SiPs Cost 2d: 20.40 \$



The simulation logs will be saved in the sim\_logs folder. Particularly, the basic experiment you ran with run\_app.sh creates a log called DATA-Kron16--16-X-16--BA16-A4.log

- This log contains first the logs of the dataset being loaded, Kron16, aka, RMAT-16 (containing 2^16 vertices or non-zero elems)
- Later, it shows information about the manycore configuration (16x16 grid with a single chiplet of 16x16 tiles, 1 PU/tile, etc.
- And its estimated cost
- Then, it logs statistics and counters about the simulation frame by frame (length configurable through set\_conf).

ACollision In Avg:43, SD:17, Max:145, Min:12 ACollision Out Avg:14, SD:12, Max:47, Min:2 ACollision End Avg:0, SD:1, Max:16, Min:0 ATask1 Avg:26, SD:2, Max:31, Min:9 ATask2 Avg:43, SD:7, Max:49, Min:0 ATask3 Avg:29, SD:6, Max:80, Min:16 ACore Active Avg:97, SD:6, Max:100, Min:48 ARouter Active Avg:84, SD:3, Max:90, Min:75 T1 invocations: 7351 T2 invocations: 46666 T3 invocations: 731103 ---Energy---Leakage Energy (nJ): 364 PU Dyn E (nJ): 52576 Mem Dyn E (nJ): 180199 Route Dyn E (nJ): 48374 Dynamic Energy (nJ): 281149 Ratio of Dyn/Leak: 772 Total Energy (nJ): 281513 Total Energy (nJ) 3D: 315766 Cores Energy (nJ): 52591 Route Energy (nJ): 48525 Route Energy (nJ) 3D: 82778 Mem Energy (nJ): 180398 Mem Energy (nJ) 3D: 180398 18 Avg. Power (mW): 13576.05

Power Density (mW/mm2): 49.80



#### From exp/run\_app.sh

- 31 th=2 # Number of threads
- 32 assert\_mode=1 # Enable assertions within the simulator code
- 33 verbose=2 # Level 1: print basic stats on each sample, Level 2: print full stats on each iteration, etc.

Verbose>=	1
-----------	---

- 8294 ACollision In Avg:43, SD:17, Max:145, Min:12
- 8295 ACollision Out Avg:14, SD:12, Max:47, Min:2
- 8296 ACollision End Avg:0, SD:1, Max:16, Min:0
- 8297 ATask1 Avg:26, SD:2, Max:31, Min:9
- 8298 ATask2 Avg:43, SD:7, Max:49, Min:0
- 8299 ATask3 Avg:29, SD:6, Max:80, Min:16
- 8300 ACore Active Avg:97, SD:6, Max:100, Min:48
- 8301 ARouter Active Avg:84, SD:3, Max:90, Min:75
- 8302 T1 invocations: 7351
- 8303 T2 invocations: 46666
- 8304 T3 invocations: 731103

#### Verbose>=2

8258	AMCore	Active	
------	--------	--------	--

8259	100	100	98	100	100	100	100	93	100	100	96	100	87	95	93	100
8260	100	92	95	100	100	100	93	100	99	100	98	94	100	100	93	96
8261	89	100	88	47	98	100	100	100	100	96	100	100	100	66	83	100
8262	92	100	100	97	100	100	99	95	92	100	96	100	100	100	100	99
8263	100	100	99	100	100	100	92	100	100	100	94	87	100	61	100	100
8264	100	96	100	98	99	100	100	95	88	98	100	94	100	100	100	95
8265	100	100	100	98	97	100	100	93	100	100	100	100	94	100	100	100
8266	100	100	94	91	100	100	100	100	90	100	100	98	100	100	100	97
8267	100	100	100	100	94	99	99	100	100	82	96	100	100	100	100	100
8268	100	100	100	96	100	100	100	100	83	100	100	100	100	100	100	100
8269	100	97	98	96	100	100	100	95	100	91	100	95	88	100	100	96
8270	87	95	100	100	99	100	96	100	94	100	100	96	100	98	100	100
8271	100	90	100	100	100	100	99	100	98	100	94	100	64	100	100	100
8272	100	100	100	82	90	100	100	100	100	100	98	100	93	100	100	100
8273	100	74	100	100	89	84	100	97	100	100	100	100	91	100	96	100
8274	100	100	99	93	100	100	94	100	100	100	93	91	100	100	100	100



#### Logical Grid of 8x8 Tiles

## Simulation Frame

PU and NoC simulation threads keep track of many **performance counters** 

- Every X thousand cycles (a **frame**) the PU threads output stats to a Log
- Aggregated and per-frame stats





## Simulation

#### From exp/run\_app.sh

- 31 th=2 # Number of threads pow2 # threads
- 32 assert\_mode=1 # Enable assertions with
- 33 verbose=2 # Level 1: print basic stats

#### Parallelization across columns

- A pair of PU and NoC threads per grid slice
- 4 slices  $\rightarrow$  8 host threads in total!

# PU and NoC threads synchronize based on message timestamps

• NoC and PUs in may use different clock frequency of the DUT

### Logical Grid of 8x8 Tiles









## Balancing Memory, Compute, and Network resources Chiplet-level design choices

- SRAM and PUs-per-tile & Tiles-per-chiplet
- NoC topology and width & extra express channels.

### Package-level choices

- Memory hierarchy (levels and capacity)
- Chip package size and off-chip I/O bandwidth





# Configurable Memory Hierarchy



#### a. Distributed SRAM, as main-memory

• For a given dataset, SRAM-only will need more chiplets to store the dataset



Image from [1]

- b. L1 cache (SRAM) + main-mem (HBM)
  - No coherence in our current models



## Energy/BW/Latency Parameters for Memory & Links

TABLE I DEFAULT VALUES OF ENERGY (E), BANDWIDTH, LATENCY, AND AREA PARAMETERS OF LINKS AND MEMORY DEVICES MODELED IN MUCHISIM.

Memory Model Parameters	Values
SRAM Density	3.5 MB/mm <sup>2</sup> [99]
SRAM R/W Latency & E.	0.82 ns & 0.18 / 0.28 pJ/bit [99]
Cache Tag Read & cmp. E.	6.3 pJ [99], [101]
HBM2E 4-high Density 80	GB on 110mm <sup>2</sup> (75 MB/mm <sup>2</sup> ) [46]
Mem.Channels & Bandwidth	8 x 64GB/s [46]
Mem.Ctrl-to-HBM Latency & E.	50 ns & 3.7 pJ/bit [40], [74]
Bitline Refresh Period & E.	32 ms & 0.22 pJ/bit [29], [87]
Wire & Link Model Parameter	rs Values
MCM PHY Areal Density	690 Gbits/mm <sup>2</sup> [7]
MCM PHY Beachfront Density	880 Gbits/mm [7]
Si. Interposer PHY Areal Density	$1070 \text{ Gbits/mm}^2$ [7]
Si. Interposer PHY Beachfront D	ensity 1780 Gbits/mm [7]
Die-to-Die Link Latency & E.	4 ns & 0.55 pJ/bit (<25 mm) [64]

MCM PHY Areal Density	690 Gbits/mm <sup>2</sup> [7]
MCM PHY Beachfront Density	880 Gbits/mm [7]
Si. Interposer PHY Areal Density	y 1070 Gbits/mm <sup>2</sup> [7]
Si. Interposer PHY Beachfront D	Density 1780 Gbits/mm [7]
Die-to-Die Link Latency & E.	4 ns & 0.55 pJ/bit (<25 mm) [64]
NoC Wire Latency & E.	50 ps/mm & 0.15 pJ/bit/mm [42]
NoC Router Latency & E.	500 ps & 0.1 pJ/bit
I/O Die RX-TX Latency	20 ns [84]
Off-Package Link E.	1.17 pJ/bit (upto 80mm) [98]

**Default** memory and communication link parameters

Multi-Chip-Module (MCM) or Silicon interposers



Other parameters for PU energy in the repo

- Energy scales with voltage  $\rightarrow$  Voltage scales with operating frequency and transistor node (Default parameters with 0.7 V, 1 GHz, 7nm)
- Supports different frequency for NoC and PUs



## Area & Cost Parameters

Area parameters for in-order PUs, supported NoC topologies, and memories

• Area scaling with peak design frequency

Cost

- Die: Wafer cost by the number of good dies → calculated using parameterizable number of defects per *mm*2 and edge loss, using Murphy's model.
- Substrate, Interposer and yield cost as a % of the die area.
- **HBM** cost based on \$/GB.

MuchiSim allows post-processing a given experiment (without re-simulating) to re-calculate the energy and cost with different model parameters.



## Setting Simulator Configurations

The set\_conf function allows to programmatically change parameters defined in the config and parameter files (inside src/config)

The reprocess.sh script re-process a simulation with different energy and cost parameters, to evaluate different scenarios, e.g., calculate different tradeoffs in performance/\$ or performance/Watt

# Change the cost of HBM memory to 5 USD/GiB
set\_conf "param\_cost" "hbm\_usd\_per\_gib" 5
exp/reprocess.sh # Default Kron16--16-X-16--BA16-A4

# Change back to the original value
set\_conf "param\_cost" "hbm\_usd\_per\_gib" 7.5
exp/reprocess.sh

 $\sim src$ 

> apps

- $\sim$  common
- C calc\_area.h
- C calc\_cost.h
- C calc\_energy.h
- C calc\_perf.h
- C calc\_stats.h
- C global.h
- C macros.h
- C print\_lock.h
- C util\_stats.h
- C yield.cpp
- configs
- C config\_app.h
- C config\_queue.h
- C config\_system\_alternative.h
- C config\_system\_default.h
- C config\_system.h
- C param\_cost.h
- C param\_energy.h
- > dataset\_loaders
- > mem
- > network



# Granularity of the Processing Tile

Changing the number of PUs per tile while keeping the total number of PUs and bisection BW constant

```
exp/run_exp_granularity.sh
4 0 2 32 Kron16
```

Run SPMV (app=4), and 3 cases

• Configuration & run script prepares cases 0-2 with different configurations of tiles per chiplet, PUs/per tile (SMT) and network BW

• Later we'll run this and visualize the simulation logs!

```
let torus=1
     #0 Torus-32b, SMT=1
55
     let sram_memory=256*512
56
     set_conf "config_system" "smt_per_tile" 1
57
     let chiplet w=$grid w/4
58
     options="-n ${exp}0 -t $th $prefix -m $grid_w -u 0 -o $torus -c $chiplet_w -w $sram_memory -k $grid_w"
59
60
     run Ø
61
62
     #1 Torus-64b, SMT=4
63
64
     let sram_memory=$sram_memory*4
     let grid w=$grid w/2
65
     let chiplet_w=$grid_w/4
66
     set_conf "config_system" "smt_per_tile" 4
67
     options="-n ${exp}1 -t $th $prefix -m $grid_w -u 1 -o $torus -c $chiplet_w -w $sram_memory -k $grid_w'
68
69
     run 1
70
71
72
     #2 Torus-64b 2GHZ, SMT=16
     let sram_memory=$sram_memory*4
73
     let grid_w=$grid_w/2
74
     let chiplet_w=$grid_w/4
75
76
     set conf "param energy" "noc freg" 2.0
77
     set conf "config system" "smt per tile" 16
78
     options="-n ${exp}2 -t $th $prefix -m $grid w -u 1 -o $torus -c $chiplet w -w $sram memory -k $grid w'
79
80
     run 2
```



## MuchiSim to simulate the Cerebras Wafer-Scale Engine

- Tiles contain a PU, 48KB scratchpad and a router.
- 32-bit 2D mesh NoC
- 3D-FFT of  $n^3$  elements over  $n^2$  PEs for n=32,...,512
  - Using the published implementation<sup>1</sup>

The reported WSE-2 runtimes<sup>1</sup> are  $\sim$ 1.2x of the simulated ones

• Stable across scaling range, 32x32 to 512x512 (1/4 million tiles)

DUT area calculated by MuchiSim is 1.08x of the WSE-2 area.





[1] M. Orenes-Vera, I. Sharapov, R. Schreiber, M. Jacquelin, et al. "Wafer-Scale Fast Fourier Transforms". ICS'23









A program can be converted into a series tasks where each task invokes the next preserving program order.

Mapping of the location for the execution of tasks can be done according to the desired parallelization scheme. e.g. Near Memory Processing parallelization schemes utilize a data-local execution based parallelization.

Since the set of many core architectures MuchiSim targets do not employ cache-coherence, tasks must be written in a way that does not require coherence at cache level.



# Transforming a Program to a Task-based Program: Iterative, Frontier-based Graph Applications







### Transforming a Program to a Task-based Program: Task Generation





## 1-to-1: One Task invoking a single next Task





## 1-to-many: One Task can invoke many of the next Task









while frontier not empty:	
for node in frontier:	
<pre>val = process_node(node)</pre>	
<pre>for neib in G.neighbors(node):</pre>	
update = <b>update_neib</b> (node_val	<mark>.s,val,neib)</mark>
<pre>if(add_to_frontier(update)):</pre>	
<pre>new_frontier.push(neib)</pre>	







## **Application Suite**

#### 4 graph algorithms, 2 sparse linear algebra, and 2 HPC kernels

- Breadth-First Search (BFS) determines the number of hops from a root vertex to all vertices reachable from it.
- *Single-Source Shortest Path (SSSP)* finds the shortest path from the root to each reachable vertex.
- *PageRank* ranks websites based on the potential flow of users to each page.
- Weakly Connected Components (WCC) finds and labels each set of vertices reachable from one
- Sparse Matrix-Vector Multiplication (SPMV) multiplies a square sparse matrix with a dense vector.
- *Sparse Matrix-Matrix Multiplication (SPMM)* multiplies a square sparse matrix with a dense matrix and stores the result in a dense matrix.
- 3D Fast Fourier Transform (FFT) computes the Fourier Transformation of a 3D tensor.
- *Histogram* counts the values that fall within a series of intervals.



## Annotation of Task-based Programs For MuchiSim:

Task T3	(neighbor, new_dist):
curr_	dist = DIST[neigh_id]
<b>it</b> (n r	ew_dist < curr_dist): eturn array[neighbor] = <i>new dist</i>
f	rontier.push(neighbor)

microarchitectural timing for basic blockscount stores, loads and ops for energy

Read the inputs of the Task from input queues





## What else can be mapped to this programming model?

• Multiple PUs accessing shared data from the DRAM if it's not modified



## Simulator Features: Details and Plans

- No Operating System support yet
  - MuchiSim focuses on manycore systems that are programmed as accelerators. PUs access memory without virtualization
- No hardware cache coherence
  - Currently not needed for the programming models we evaluated
  - Could be implemented via simulator or software extensions
- Few in-core microarchitecture details.
  - Computation modeled at instr-level, via application code annotations



## Datasets in Simulator Repo

- Work with the 8 provided benchmarks
- 6 sizes of the synthetic RMAT graphs—standard on the Graph500 list—RMAT-16, 21, 22, 25, 26, and 27.
- Named after their scale. E.g., RMAT-26 contains 2<sup>2</sup>6, i.e., 67M Vertices (V) and 1.3B Edges (E) ~11 GB

And 4 real-world graphs:

- Wikipedia (V=4.2M, E=101M)
- LiveJournal (V=5.3M, E=79M)
- Amazon (V=262K, E=1.2M)
- Twitter (V=81K, E=2.4M)

For SPMV and SPMM, the graphs are seen as a square sparse matrix with V rows & columns and E non-zero elems. || The graphs (as sparse matrices) are stored in the Compressed Sparse Row (CSR) format

## Outline Second Half



**Instructions for Visualization Tools** 

muchiSim/tutorial/2.VISUALIZATION.md



## Visualization Tools

- 1. Plotting per-PE performance counters or stats for every execution frame
  - Router port collisions and utilization, end-point contention
  - PU utilization
  - Cache hit-rate and memory-controller requests and average latency.
- 2. Plotting aggregated execution metrics for combinations of HW configurations, and applications and datasets.
  - Runtime, throughput (FLOPS), energy, cost.
  - Network traffic, cache hit-rate, arithmetic intensity, etc.



GUI visualization.py

- 1. Performance metric, e.g., boxplot, mean
- 2. DUT grid size, e.g., 64x64
- 3. Configuration experiment name
- 4. Dataset, e.g., RMAT-22 (Kronecker)
- 5. Application, e.g., BFS

Transition in the initial of the ini	• • •	MuchiSim Visualization Tool GUI	
FMI Bisk3         FMCore Active         FMCore Active         Stats:         Size:         Onfiguration:         MEATBM         Dataset:         Application:         Boxplot of Core Active         Image: Application:         Boxplot of Core Active         Image: Application:         Boxplot of Core Active         Image: Application:         Image: Application:      <	FMTcollision End FMTask1 FMTask2		
PMCoure Active Stats: Size: Configuration: Maximum Maximum Maximum Maximum Maximum Maximum Standard Deviation Configuration: Dataset: Application: BFS	FMTask3		
FMdouter Active       Heatmap         Stats:       Average         Size:       Average         Maximum       Minimum         Stats:       Exercise         Configuration:       HEATBM         Dataset:       Kron22         Application:       BrS         Image: Stats:       Boxplot of Core Active         Image: Stats:       Image: Stats:         Application:       BrS         Image: Stats:       Image: Stats: Stats:         Image: Stats: Heatmap       Image: Stats:	FMCore Active		
Stats: Size: Configuration: LEATBM Dataset: Application: Boxplot of Core Active FFS Output of the state of the sta	FMRouter Active	Heatman	
State: Size: Configuration: HEATBM Dataset: Application: Boxplot of Core Active Brs Boxplot of Core Active 00 00 00 00 00 00 00 00 00	Ototo.	(Pevelet	
Size: Maximum Maxim	Stats:	Average	
Size: Minimum Standard Deviation Configuration: Dataset: Application: BFS Boxplot of Core Active 0 0 0 0 0 0 0 0 0 0 0 0 0		Maximum	
Configuration: HEATBM Dataset: Application:	Size:	Minimum	
Configuration: HEATBM Dataset: Application: BFS Boxplot of Core Active 00 00 00 00 00 00 00 00 00 0		Standard Deviation	
Dataset: Kron22 Application: BrS Boxplot of Core Active 0 0 0 0 0 0 0 0 0 0 0 0 0	Configuration: HEAT8M		
Aplication: Bits Boxplot of Core Active	Datasat	Kron22	
Application: Bes Boxplot of Core Active	Dataset.	101122	
Percentation: Boxplot of Core Active	Application	RES	
Boxplot of Core Active 100 100 100 100 100 100 100 10	Application:	(DF3	
beccurate of the second		Boxplot of Core Active	
build by the second sec	100		
BO BO BO BO BO BO BO BO BO BO			5
BO BO BO BO BO BO BO BO BO BO			0
80 60 60 60 60 60 60 60 60 60 6		8 8 7 1 1 1 8 8	3
All and a second			
Percentage Horizon and a second seco	80		
Horizon de la construcción de la			
40 40 40 40 40 40 40 40 40 40			\$
Gui for the second seco			
Litter of the second se	Ĕ <sub>60</sub>		3
Au y y y y y y y y y y y y y			
$H_{u}$			
0       40       0			
Øb       40       Øb       Øb <td< td=""><td></td><td></td><td></td></td<>			
returned a second secon	95 40 <b>1</b>		
Image: Section of the section of t	i i i i i i i i i i i i i i i i i i i		•
20 20 0 0 1 2 3 4 5 6 7 8 9 10 11 12 13 Frame #	e e		8
20     30     <			
0 1 2 3 4 5 6 7 8 9 10 11 12 13 Frame #	<u>د</u> <sub>20</sub>		8
0 1 2 3 4 5 6 7 8 9 10 11 12 13 Frame #			
0 1 2 3 4 5 6 7 8 9 10 11 12 13 Frame #	Φ		
0 1 2 3 4 5 6 7 8 9 10 11 12 13 Frame #			
0 1 2 3 4 5 6 7 8 9 10 11 12 13 Frame #			
1 2 3 4 5 6 7 8 9 10 11 12 13 Frame #	0		
1 2 3 4 5 6 7 8 9 10 11 12 13 Frame #			
Frame #	1 2 3	4 5 6 7 8 9 10 11 12	2 13
		Frame #	

Save Image



#### **1.2. Creating the Python Environment**

python3 --version

The visualization tools require Python3.6 or higher! If you don't have Python installed, you can use the Docker version (see <u>setting up</u> Docker). If you run within the Docker, do not run this section that creates a venv and installs the dependencies.

RUN THE FOLLOWING COMMANDS ONLY IF RUNNING NATIVELY, NOT WITHIN DOCKER AS DEPENDENCIES ARE ALREADY INSTALLED

python3 -m venv gui/env\_viz source gui/env\_viz/bin/activate pip install --upgrade pip && pip install PyQt5 matplotlib imageio

To test if the Python environment is correctly set up, run the following command:

python3 gui/visualization.py --h # if you see the help message, then the environment is correctly set up

#### www.github.com/PrincetonUniversity/muchiSim/blob/main/tutorial/2.VISUALIZATION.md

٢Ļ



## Visualizing Execution Frame by Frame

visualization.py [-h] [--nogui] [-m METRIC] [-p PLOT] [-s SIZE] [-a APP] [-n NAME] [-d DATASET]

- --nogui Process directly without GUI
  - -m METRIC Metric name (default: FMCore Active)
  - -p PLOT Plot statistical metric (default: Average. Other options Boxplot, Heatmap)
  - -s SIZE Size parameter (default: 64)
  - -a APP App number (default: 2)
  - -n NAME Experiment name (default: )
  - -d DATASET Dataset name (default: Kron22)



# BFS on RMAT-22, 64x64 tiles, Mesh NoC With atomic operations vs regional reductions<sup>1</sup>

Whether read-modify-write updates happen at a designated tile across the entire grid, or within a region, which later updates the globally designated owner

"Atomic"(every update has an owner)
python3 gui/visualization.py --nogui -e 1
-p Boxplot -n HEAT64M -m 'FMCore Active'

Regional reduction operations: python3 gui/visualization.py --nogui -e 1 -p Boxplot -n HEAT8M -m 'FMCore Active'

Boxplots are generated at muchisim/plots/images



[1] M Orenes-Vera, E Tureci, D Wentzlaff, and M Martonosi "Tascade: Hardware Support for Atomic-free, Asynchronous and Efficient Reduction Trees"



# BFS on RMAT-22, 64x64 tiles, Mesh NoC With atomic operations vs regional reductions<sup>1</sup>



Decrease in Frame # reflects the 3x runtime difference, since frame-rate is the same, 40 µs

[1] M Orenes-Vera, E Tureci, D Wentzlaff, and M Martonosi "Tascade: Hardware Support for Atomic-free, Asynchronous and Efficient Reduction Trees"

51



## Animated Heatmaps

Creates a GIF with a heatmap image for every frame

• Each image shows % of frame time that the performance counter was active, e.g., PU utilization

python3 gui/visualization.py --nogui -e 1
-p Heatmap -n HEAT64M -m 'FMRouter Active'

Generated at **muchisim/plots/animated\_heatmaps** as subfolders starting with a timestamp

		M	luchiSim V	sualization	Tool GUI		
FMCore Active FMRouter Acti	ve						
Avg.Transactio	ons:						
Avg.Latency:							
DHit Rate (hit/	miss):						
Stats:				✓ Heatr	nap		
				Boxpl	ot		
ize:				Avera	ge		
				Minim	num		
onfiguration:	Heat64M			Stand	lard Deviati	on	
)ataset·				Kron	22		
utuset.				( Internet			
oplication:				BFS			
	Heat	map for	Router A	Active - F	rame 7		
0-		1.1.1.1					100
20 -							
						111	- 60
30 -							
						a 147 T	- 40
40 -							
50 -							- 20
60 -							
Ļ	10	20	20	10	50	60	L 0
0	10	20	30	40	50	60	
			Ga	nerate Dict			
			Ge	nerate Plot			
			S	ave Image			



# BFS on RMAT-22, 64x64 tiles, Mesh NoC <u>With atomic operations</u>



python3 gui/visualization.py --nogui -e 1
-p Heatmap -n HEAT64M -m 'FMCore Active'

python3 gui/visualization.py --nogui -e 1
-p Heatmap -n HEAT64M -m 'FMRouter Active'



# BFS on RMAT-22, 64x64 tiles, Mesh NoC <u>With regional reductions</u>







python3 gui/visualization.py --nogui -e 1 -p Heatmap -n HEAT8M -m 'FMRouter Active'





#### **Instructions for Visualization Tools**

muchiSim/tutorial/2.VISUALIZATION.md



## Visualization Tools

- 1. Plotting per-PE performance counters or stats for every execution frame
  - Router port collisions and utilization, end-point contention
  - PU utilization
  - Cache hit-rate and memory-controller requests and average latency.
- 2. Plotting aggregated execution metrics for combinations of **HW configurations**, and **applications** and **datasets**.
  - Runtime, throughput (FLOPS), energy, cost.
  - Network traffic, cache hit-rate, arithmetic intensity, etc.



## Plotting Experiments Across Several Benchmarks and Datasets

python3 plots/characterization.py -p 23 -m 0 -e 3

-p <plot\_type> (based on different experiments performed in our studies

-m <metric> (0:time, 1:utilization, 2:noc\_energy, 3:sim\_time, 4:arith\_intensity\_msgs, 5:arith\_intensity\_loads, 6:flops, 7:energy, 8:total\_msg, 9:dhit\_rate, 10:perf/\$)

-e <artifact\_evaluation> (0:default, 1:muchisim\_eval, 2:dcra\_eval<sup>1</sup>, 3:tutorial)

Characterizations are generated at **muchisim/plots/characterization/** 

[1] M Orenes-Vera, E Tureci, D Wentzlaff, and M Martonosi "DCRA: A Distributed Chiplet-based Reconfigurable Architecture for Irregular Applications" 2023



# Case Study: Memory-Compute Ratio





## Case Study SRAM/tile and tiles/chiplet. RMAT-25

#### A chiplet is attached to an 8-channel HBM

- The number of tiles per chiplet (16x16 or 32x32) determines the ratio of tiles per HBM channel.
- 1024 tiles -> dataset footprint per tile 4-8 MiB



#### **Plotting Memory Integration Case Study**

These commands plot the memory integration case study. It compares all the configurations across the application suite, for the metrics of runtime (0), energy (7), and performance/\$ (10).

python3 plots/characterization.py -e 1 -p 9 -m 0 python3 plots/characterization.py -e 1 -p 9 -m 7 python3 plots/characterization.py -e 1 -p 9 -m 10

#### Characterizations are generated at **muchisim/plots/characterization/**



# Case Study

SRAM/tile and tiles/chiplet. RMAT-25

SPMM has higher arithmetic intensity

Lower memory bandwidth demands →
 Lower FLOPS gains with beefier mem.

32x32 chiplets (32 Tiles/Ch) higher **FLOPS/\$** than 16x16 chiplets, despite total FLOPS gains

SSSP PAGE BFS WCC SPMV SPMM HISTO Geo 4 0 FLOPS/\$ Improvement 128 Tile/Ch 64 KiB 128 Tile/Ch 256 KiB 32 Tile/Ch 256 KiB ▶128 Tile/Ch 128 KiB 32 Tile/Ch 128 KiB 32 Tile/Ch 512KiB 60





#### To run the end-to-end experiment & visualizations

source tutorial/3.EXPERIMENTS.md



# Granularity of the Processing Tile

Changing the number of PUs per tile while keeping the total number of PUs and bisection BW constant

exp/run\_exp\_granularity.sh
4 0 2 32 Kron16

Run SPMV (app=4), and 3 cases
Configuration & run script prepares
cases 0-2 with different configurations of

tiles per chiplet, PUs/per tile (SMT) and network BW

python3 plots/characterization.py
-e 3 -p 23 -m 0 # Plot time

python3 plots/characterization.py
-e 3 -p 23 -m 7 # plot energy

#### To run the end-to-end experiment & visualizations

source tutorial/3.EXPERIMENTS.md



# Granularity of the Processing Tile

python3 plots/characterization.py
-e 3 -p 23 -m 0 # Plot time

python3 plots/characterization.py
-e 3 -p 23 -m 7 # plot energy

Inside plots/characterization.py

```
elif plot_type==23: #GRANULARITY
y_lim = 2.5
if artifact_type==3: # Tutorial
    apps = ['bfs'];
    inputs = ['Kron16'];
    binaries = ["GRANU0--32","GRANU1--16","GRANU2--8"]
else:
    apps = ['sssp','pagerank','bfs','wcc','spmv','histo']
    inputs = ['wikipedia','Kron22']
    binaries = ["GRANU0--64","GRANU1--32","GRANU2--16"]
    comp = ("1PU/Tile 64x64Tiles", "4PU/Tile 32x32Tiles", "16PU/Tile 16x16Tiles")
```



# Granularity of the Processing Tile



python3 plots/characterization.py
-e 3 -p 23 -m 0 # Plot time

python3 plots/characterization.py
-e 3 -p 23 -m 7 # plot energy





## Granularity of the Processing Tile

python3 gui/visualization.py --nogui -n **GRANU0** -a 4 -s 32 -d Kron16 python3 gui/visualization.py --nogui -n **GRANU1** -a 4 -s 16 -d Kron16 python3 gui/visualization.py --nogui -n **GRANU2** -a 4 -s 8 -d Kron16



Boxplots are generated at muchisim/plots/images







## Parallel Simulation

Scaling host threads from 2 to 32 (2-socket, 24 CPU/socket, ~100GB DRAM). RMAT-22 dataset.



- Ratio between the simulator and the DUT runtime (aggregated for all tiles)
- The simulator runtime decreases close to linearly with the number of host threads.
  - For 32 threads, the simulator takes  $\sim$ 40x more than the DUT runtime.



## Simulation Speed

Scaling host threads from 16 to 128 (4-socket, 20 CPU/socket, 1TB DRAM). RMAT-26 dataset



- Evaluating 1M processing tiles for billion-element datasets in  $\sim 12-48$  hours (10<sup>5</sup> seconds)
- Simulating up to 40 million routed messages/second
- Up to billions of operations/seconds





itself

#### **Instructions for Visualization Tools**

muchiSim/tutorial/2.VISUALIZATION.md



# Summary & Takeaways

MuchiSim is a simulation framework developed to explore the increasingly relevant design space of scale-out architectures.

- Particularly effective for **comm. intensive applications** such as graph analytics and sparse linear algebra.
- Scales up to simulate **millions of PUs** interconnected hierarchically, with options for different network topologies, and memory integrations.

Fully **open-source** and available for use and modification. Includes:

- Parametrizable simulator with performance, energy, area and cost model.
- 10+ ready-made scripts for experiments of different configurations
- Applications, datasets, and visualization tools.





# Future work that Users (aka, you) can do

Things that can be evaluated now only changing script parameters:

- Case studies from the DCRA paper with different configurations or parameters

Things that can be evaluated **changing the application code:** 

- Change dataset mapping
- Different PU models: e.g., ASIC, CGRA...

Further development on the simulator:

- Cluster-level network (with higher dimensionality)
- Multi-node simulation via MPI
- Some degree of hardware coherence





## MuchiSim: A Simulation Framework for Design Exploration of Multi-Chip Manycore Systems

Marcelo Orenes-Vera, Esin Tureci, Margaret Martonosi and Stojche Nakov {movera, esin.tureci, mrm, sn3332} @princeton.edu

Princeton University



Full paper!



**Tutorial Website** 



github.com/PrincetonUniversity/MuchiSim